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Abstract. The paper presents an overview of the parallel computingmodels, architectures, and
research projects that are based on asynchronous instruction scheduling. It starts with pure dataow
computing models and presents an historical development of several ideas (i.e. single-token-per-arc
dataow, tagged-token dataow, explicit token store, threaded dataow, large-grain dataow, RISC
dataow, cycle-by-cycle interleaved multithreading, block interleaved multithreading, simultaneous
multithreading) that resulted in modernmultithreaded superscalar processors. The paper shows that
unication of von Neumann and dataow models is possible and preferred to treating them as two
unrelated, orthogonal computing paradigms. Today's dataow research incorporates more explicit
notions of state into the architecture, and von Neumann models using many dataow techniques to
improve the latency hiding aspects of modern multithreaded systems.
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1. Introduction. There are many problems that require enormous computa-
tional capacity to solve, and therefore present opportunities for high-performance
(parallel) computing. There are also a number of well-known hardware organization
techniques for exploiting parallelism. In this paper we give an overview of the com-
puters where parallelism is achieved by executing multiple asynchronous threads of
instructions concurrently.
For sequential computers the principal execution model is the well known von
Neumann model which consists of a sequential process running in a linear address
space. The amount of concurrency available is relatively small [228]. Computers
having more than one processor may be categorized in two types, SIMD or MIMD
[82], and allow several multiprocessor von Neumann program execution models, such
as shared memory (with actions coordinated by synchronization operations, e.g. P
and V semaphore commands [75]), or distributed memory (with actions coordinated
by message passing facilities [118, 135], e.g. explicit operating system calls). A MIMD
computer in principle will have a dierent program running on every processor. This
makes for an extremely complex programming environment. A frequent program
execution model for MIMD computers is the single-program multiple data (SPMD)
model [62] where the same program is run on all processors, but the execution may
follow dierent paths through the program according to the processor's identity.
In multiprocessor systems, two main issues must be addressed: memory latency ,
which is the time that elapses between issuing a memory request and receiving the cor-
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responding response, and synchronization, which is the need to enforce the ordering
of instruction executions according to their data dependencies. The two issues can-
not be properly resolved in a von Neumann context since connecting von Neumann
processors into a very high speed general purpose computer also brings bottleneck
problems [20].
As an alternative, the dataow model was introduced as the radically new model
capable of properly satisfying the two needs [8, 17, 66, 88]. Dataow models use
dataow program graphs to represent the ow of data and control. Synchronization is
achieved by a requirement that two or more specied events occur before an instruction
is eligible for execution [191]. For example, in the graph/heap model [65] an instruction
is enabled by the presence of simple tokens (i.e., data packets) on the arcs of copies
of the dataow graph, whereas the unraveling interpreter model (U-interpreter) [19]
enables instructions by matching tags that identify the graph instance to which a token
belongs. In [158] a detailed implementation of an unraveling dataow interpreter of
the Irvine Dataow (Id) programming language is proposed. Dataow models have
also guided the design of several multithreaded computers [70].
Unfortunately, direct implementation of computers based on a pure dataow
model has been found to be an arduous task. For this reason, the impact of the
convergence of the dataow and control-ow was investigated [16, 125, 127, 141, 169].
In particular, Nikhil and Arvind posed the following question: What can a von Neu-
mann processor borrow from dataow to become more suitable for a multiprocessor?
and oered the answer in terms of the P-RISC (Parallel RISC) programming model
[164]. The model is based on a simple, RISC-like instruction set extended with three
instructions that give a von Neumann processor a ne-grained dataow capability
[16]. It uses explicit fork and join commands. Based on P-RISC programming model
a multithreaded Id programming language is implemented [162, 163]. Another model
designed to support nested functional languages using sequential threads of instruc-
tions is the Multilisp model [114, 115, 116, 146]. Multilisp is an extension of the Lisp
dialect Scheme with additional operators and semantics to deal with parallel execu-
tion. The principal language extension provided by Multilisp is future(x). Upon
executing future(x), an immediate undetermined value is returned. The computa-
tion of x occurs in parallel and the result replaces undetermined when complete. Of
course, any use of the result would block the parent process until the computation is
nished.
The incorporation of conventional control-ow thread execution into the dataow
approach resulted in the multithreaded computer architecture which is one of the most
promising and exciting avenues for the exploitation of parallelism [10, 43, 87, 128, 151,
159].
2. The day before yesterday: Pure dataow. The fundamental principles
of dataow were developed by Jack Dennis [65] in the early 1970s. The dataowmodel
[8, 68, 93, 191] avoids the two features of von Neumann model, the program counter
and the global updatable store, which become bottlenecks in exploiting parallelism
[27]. The computational rule, also known as the ring rule of the dataow model,
species the condition for the execution of an instruction. The basic instruction
ring rule, common to all dataow systems is as follows: An instruction is said to be
executable when all the input operands that are necessary for its execution are available
to it. The instruction for which this condition is satised is said to be red . The eect
of ring an instruction is the consumption of its input values and generation of output
values. Due to the above rule the model is asynchronous. It is also self-scheduling
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since instruction sequencing is constrained only by data dependencies. Thus, the ow
of control is the same as the ow of data among various instructions. As a result, a
dataow program can be represented as a directed graph consisting of named nodes,
which represent instructions, and arcs, which represent data dependencies among
instructions [64, 138] (Fig.2.1 a,b). Data values propagate along the arcs in the form
of data packets, called tokens. The two important characteristics of the dataow
graphs are functionality and composability . Functionality means that evaluation of a
graph is equivalent to evaluation of a mathematical function on the same input values.
Composability means that graphs can be combined to form new graphs.
In a dataow architecture the program execution is in terms of receiving, process-
ing and sending out tokens containing some data and a tag. Dependencies between
data are translated into tag matching and transformation, while processing occurs
when a set of matched tokens arrives at the execution unit. The instruction which
has to be fetched from the instruction store (according to the tag information) con-
tains information about what to do with the data and how to transform the tags.
The matching and execution unit are connected by an asynchronous pipeline, with
queues added to smooth out load variations [136]. Some form of associate memory is
required to support token matching. It can be a real memory with associative access,
a simulated memory based on hashing, or a direct matched memory. Each solution
has its proponent but none is absolutely suitable.
Due to its elegance and simplicity, the pure dataow model has been the subject
of many research eorts. Since the early 1970s, a number of dataow computer proto-
types have been built and evaluated, and dierent designs and compiling techniques
have been simulated [17, 66, 88, 151, 168, 185, 196, 205, 208, 216, 219]. Clearly,
an architecture supporting the execution of dataow graphs should support the ow
of data. Depending on the way of handling the data, several types of dataow ar-
chitectures emerged in the past [15]: single-token-per-arc dataow [72], tagged-token
dataow [23, 229], and explicit token store [171]. We describe them in the following
subsections.
2.1. Single-token-per-arc dataow. The single-token-per-arc (or static) ar-
chitecture was rst proposed by Dennis [72] (Fig.2.1 c). At the machine level, a
dataow graph is represented as a collection of activity templates, each containing
the operation code of the represented instruction, operand slots for holding operand
values, and destination address elds, referring to the operand slots in subsequent
activity templates that need to receive the result value. The static dataow approach
allows at most one token to reside on any one arc. This is accomplished by extending
the basic ring rule as follows [67]: A node is enabled as soon as tokens are present
on its input arcs and there is no token on any of its output arcs. To implement the
restriction of at most one token per arc, acknowledge signals, traveling along addi-
tional arcs from consuming to producing nodes, are used as additional tokens. Thus,
the ring rule can be changed to its original form.
The major advantage of the single-token-per-arc dataow model is its simplied
mechanism for detecting enabled nodes. Unfortunately, this model of dataow has
a number of serious drawbacks [15]. Since consecutive iterations of a loop can only
partially overlap in time, only a pipelining eect can be achieved and thus a lim-
ited amount of parallelism can be exploited. Another undesirable eect is that token
trac is doubled. There is also a lack of support for programming constructs es-
sential to any modern programming language. Despite these shortcomings, several
machines were constructed and the most important are listed below. They made a
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tremendous impact on the eld of computer architecture by introducing radically new
ways of thinking about massively parallel computers. They also served as a basis for
subsequent dataow computers.
MIT Static Dataow Architecture: This machine was designed at the Massachusetts
Institute of Technology (MIT) (Cambridge, Ma, USA) [66, 67, 69, 72] as a direct im-
plementation of a single-token-per-arc dataow model. It consisted of ve major
subsystems: a memory section, a processing section, an arbitration network, a control
network, and a distribution network. All communication between subsystems was by
asynchronous packet transmission over the channels. A prototype was built consist-
ing of eight processing elements (emulated by microprogrammable microprocessors)
and an equidistant packet routing network using 2  2 routing elements; it was used
primarily as an engineering model [71].
LAU System: Researchers at the CERT (Toulouse, France) carried out the rst
research eort to go through the entire process of graph, language, and machine
design. Their system, called LAU [49, 50, 175, 211], was built in 1979. Language à
assignation unique (LAU) is a French acronym for single-assignment computation.
The LAU system used static graphs and had its own dataow language based on
single-assignment.
TI's Distributed Data Processor: The Distributed Data Processor (DDP) [51,
52] was a system designed by Texas Instruments (USA) aimed to investigate the
potential of dataow as the basis of a high-performance computer. The DDP was
not commercially exploited, but a follow-on design with Ada as the programming
language [102] had application in military systems.
DDM1 Utah Data Driven Machine: DDM1 [63] was a computing element of a
recursively structured dataow architecture designed at the University of Utah (Salt
Lake City, Ut, USA) and was completed at Burroughs Interactive Research Center
(La Jolla, Ca, USA). The machine organization was based on the concept of recur-
sion. It was tree structured, with each computing element connected to a superior
element (above) and up to eight inferior elements (below). Each processing element
consisted of an agenda queue, which contained rable instructions, an atomic memory
(providing the program memory), and an atomic processor.
NEC Image Pipelined Processor: NEC Electronics (Japan) has developed the rst
dataow VLSI microprocessor chip PD7281 [47, 133, 134, 213, 214]. Its architecture
was a pipeline with several blocks, or working areas, organized in a loop. A link
table and function table stored object code, while the data memory was used for
temporary storage of the tokens to be matched. The address generator and ow
controller matched two tokens, which were temporarily stored in the queue before
they were processed by the processing unit.
Hughes Dataow Multiprocessor: The Hughes Dataow Multiprocessor (HDFM)
project began in 1981 at Hughes Aircraft Co. (USA), prompted by the need for high
performance, reliable, and easily programmable processors for embedded systems.
The HDFM [42, 89, 225, 226] consisted of many, relatively simple, identical process-
ing elements connected by a global packet-switching network. The interconnection
(3-D bussed cube) network was integrated with the processing element for ease of
expansion and minimization of VLSI chip types. The communications network was
designed to be reliable, with automatic retry on garble messages, distributed bus arbi-
tration, alternate path packet routing, and failed processing element translation table
to allow rapid switch-in and use of spare processing elements. The communication
network was able to physically accommodate up to an 8  8  8 conguration or
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512 processing elements. Candidates proposed for the HDFM network were evaluated
in [81]: a 3-D bussed cube network, a multi-stage network, a hypercube network, a
mesh network, and a ring network. The processor engine was a three-stage pipelined
processor with three operations overlapped: instruction fetch and dataow ring rule
check, instruction execution, and result and destination address combining to form a
packet.
2.2. Tagged-token dataow. The performance of a dataow machine signif-
icantly increases when loop iterations and subprogram invocations can proceed in
parallel. To achieve this, each iteration or subprogram invocation should be able to
execute as a separate instance of a reentrant subgraph. However, this replication
is only conceptual. In the implementation, only one copy of any dataow graph is
actually kept in memory. Each token includes a tag , consisting of the address of
the instruction for which the particular data value is destined, and other information
dening the computational context in which that value is used. This context is called
the values color . Each arc can be viewed as a bag that may contain an arbitrary num-
ber of tokens with dierent tags. Now, the ring rule is: A node is enabled as soon as
tokens with identical tags are present at each of its input arcs. Dataow architectures
that use this method are referred to as tagged-token (or dynamic) dataow architec-
tures (Fig.2.1 d). The model was proposed by Watson and Gurd at the University of
Manchester (England) [229], and by Arvind and Nikhil at MIT [23].
The major advantage of the tagged-token dataow model is the higher perfor-
mance it obtains by allowing multiple tokens on an arc. One of the main problems
of tagged-token dataow model was the ecient implementation of the unit that col-
lects tokens with matching colors. For reasons of performance, an associative memory
would be ideal. Unfortunately, it would not be cost-eective since the amount of mem-
ory needed to store tokens waiting for a match tends to be very large. Therefore, all
existing machines use some form of hashing techniques which are typically not fast
enough compared with associative memory. In what follows, we list the most impor-
tant tagged-token dataow projects.
Manchester Dataow Computer: The researchers at the University of Manchester
focused on the construction of a prototype dataow computer [28, 29, 38, 44, 45,
92, 107, 108, 109, 110, 111, 112, 129, 184, 218, 229, 230]. The graph structure in
this machine was static with token labels to keep dierent procedure calls separate.
The machine was rst implemented as a simulation program in 1977/78, and as the
hardware prototype in 1981. It consisted of a single processing element and a single
structure storage module connected together via a simple 2  2 switch. The processing
element had pipelined internal structure [59], with tokens passing through a queue
module, a matching unit [60] and an instruction fetch unit before being processed by
one of 20 function units in a parallel array that provided the computational power.
The function units were microcoded, and dierent instructions took quite dierent
times to execute. To overcome the restriction in the Manchester machine that only two
successor instructions could be specied in one instruction, the TUPlicate operator
(iterative instruction) was introduced [36, 37]. Using TUPlicate operator reduced the
size of code and led to a signicant reduction in execution time especially for large
programs. The Extended Manchester Dataow Computer (EXMAN) from Indian
Institute of Science (Bangalore, India) [174] incorporated three major extensions to
the basic machine: a multiple matching units scheme, an ecient implementation of
the array data structure, and a facility to concurrently execute reentrant routines.
To allow all storage functions to be performed concurrently also a prototype parallel
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structure store was developed [139].
MIT Tagged-Token Dataow Machine: This project originated at the University
of California at Irvine (Ca, USA) and continued at MIT. The Irvine dataow ma-
chine [21, 98, 99] implemented a version of the U-interpreter [97] and array handling
mechanisms to support I-structure concepts [20, 23, 24, 157]. An I-structure may be
viewed as a repository for data values obeying the single-assignment principle. That
is, each element of the I-structure may be written only once but it may be read any
number of times. The machine was proposed to consist of multiple clusters intercon-
nected by a token ring. Each cluster (four processing elements [22]) shared a local
memory through a local bus and a memory controller. The MIT machine [17, 90]
was a modied Irvine machine, but still based on the Id language. Instead of using a
token ring, an N  N packet switch network for interprocessor communications was
used.
SIGMA-1: The SIGMA-1 [121, 122, 193, 232] system is a supercomputer for
large-scale numerical computation and has been operational since early 1988 at the
Electrotechnical Laboratory (Tsukuba, Japan). It consists of 128 processing elements
and 128 structure elements interconnected by 32 local networks (10  10 crossbar
packet switches) and one global two-stage Omega network. Sixteen maintenance
processors are also connected with the structure elements and with a host computer
for I/O operations, system monitoring, performance measurements, and maintenance
operations [120].
PATTSY Processor Array Tagged-Token System: PATTSY [160] was an experi-
mental system that had been developed at the University of Queensland (Brisbane,
Australia), which supported the dynamic model of dataow execution. PATTSY had
a host computer that provided the user-interface to the machine and accepted user
programs which it converted into dataow graph. These graph were mapped onto
the processing elements (PEs), but the actual scheduling of operation was carried
out at runtime. An 18 processor prototype of the machine was operational. It used
an IBM-PC as the host and the PEs were built from Intel 8085 based single board
microcomputers.
NTT's Dataow Processor Array System: The dataow processors array system
[212] from Nippon Telephone and Telegraph (Japan) was a dynamic tagged-token de-
sign intended for large scientic calculation. A hardware experimental system Eddy
[13], consisting of 4  4 processing elements, was built and used to test some appli-
cations.
Q-p One-Chip Data-Driven Processor: The Q-p [25, 144, 166] is specically de-
signed to be a one-chip functional element which is easily programmable to form
various dedicated processing functions. Particular design considerations were taken
to achieve high ow-rate data-streams processing capabilities. In the Q-p, a novel
bi-directional elastic pipeline processing concept was introduced to implement token
matching. The Q-p was developed jointly by Osaka University, Sharp, Matsushita
Electric Ind., Sanyo Electric, and Mitsubishi Electric (Japan).
DDDP Distributed Data Driven Processor: The DDDP [140] from OKI Electric
Ind. (Japan) had a centralized tag manager and performed token matching using a
hardware hashing mechanism similar to that of the Manchester Dataow Computer.
A prototype consisting of four processing elements and one structure store connected
by a ring bus achieved 0.7 MIPS.
SDFA Stateless Data-Flow Architecture: SDFA was designed at the University of
Manchester and inspired by the Manchester Dataow Computer. As its name implies,
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the SDFA system [204, 205] had no notion of states. There were no structure stores,
and only extract-wait functionality was provided in the matching stores. All the
instructions in the instruction-set were simple and based on RISC principles. There
were no iterative or vector style instructions producing more than two tokens per
execution.
CSIRAC II: The origins of the CSIRAC II dataow computer date from 1978
[78]. It was built at the Swinburne Institute of Technology (Hawthorn, Australia).
The architecture is unusual in that the temporal order of tokens with the same color
on the same graph arc is maintained [76, 77].
PIM-D Parallel Inference Machine: The PIM-D was proposed to be one of the
candidates for a parallel inference machine in the Fifth Generation Computer System
and was a joint venture of ICOT and OKI Electric Ind. (Japan) [130, 131, 132].
This machine was constructed from multiple processing elements and multiple struc-
ture memories interconnected by a hierarchical network and exploited three types of
parallelism: OR parallelism, AND parallelism, and parallelism in unication.
2.3. Explicit token store. One of the main problems of tagged-token dataow
architectures is the implementation of an ecient token matching. To eliminate the
need for associative memory searches, the concept of an explicitly address token store
has been proposed [171]. The basic idea is to allocate a separate memory frame
for every active loop iteration and subprogram invocation. Each frame slot is used
to hold an operand for a particular activity. Since access to frame slots is through
osets relative to a frame pointer, no associative search is necessary (Fig.2.1 e). To
make this concept practical, the number of concurrently active loop iterations must
be controlled. Hence, the constraint condition of k-bounded loops was proposed in
[18, 53], allowing the number of concurrently active loop iterations to be bounded by
a constant.
The explicit token address store principle was developed in the Monsoon project,
but is applied in most dataow architectures developed more recently (see Subsection
3.2. below), i.e. as so-called direct matching in the EM-4 and Epsilon-2.
Monsoon: The Monsoon dataow multiprocessor was built jointly by MIT and
Motorola (USA) [55, 172, 192, 217]. Monsoon dataow processor nodes are coupled
by a packet-communication network with each other and with I-structure storage
units. The main objective of the Monsoon dataow processor architecture was to
alleviate the waiting/matching problem by explicitly using address token store. This
is achieved by a dataow processor using an eight-stage pipeline. The rst pipeline
stage is the instruction fetch stage which is arranged prior to the token matching, in
contrast to dynamic dataow processors with associative matching units. The new
arrangement is necessary, since the operand elds in an instruction denote the oset
in the memory frame that itself is addressed by the tag of a token. The explicit token
address is computed by the composition of frame address and operand oset. This
is done in the second stage, which is the rst of three pipeline stages that perform
the token matching. In the third stage a presence bit store access is performed to
nd out if the rst token of a dyadic operation has already arrived. If that is not the
case, the presence bit is set and the current token is stored of the frame slot in the
frame store in the fourth stage. Otherwise the presence bit is reset and the operand
retrieved from the frame store in the fourth pipeline stage. The next three stages are
execution stages in the course of which the next tag is also computed concurrently.
The eighth stage forms one or two new tokens that are sent to the network, stored in
a user token queue, a system token queue, or directly recirculated to the instruction
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fetch stage of the pipeline (see next section). Several small Monsoon systems have
been built and installed at universities and research institutes.
Fig. 2.1  Computing a  b +
a
c
with: (a) control ow; (b) dataow. Pure dataow
basic execution pipeline: (c) single-token-per-arc dataow; (d) tagged-token dataow;
(e) explicit token store dataow.
3. Yesterday: Combining control-ow and dataow. Pure dataow com-
puters based on the single-token-per-arc or tagged-token dataow model usually per-
form quite poorly with sequential code. This is due to the fact that an instruction
of the same thread can only be issued to the dataow pipeline after the completion
of its predecessor instruction. In the case of an 8-stage dataow pipeline, an instruc-
tion of the same thread can be issued at most every eight cycles. If the load is low,
for instance for a single sequential thread, the utilization of the dataow processor
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drops to one eighth of its maximum performance. A further drawback is the over-
head associated with token matching. Before a dyadic instruction is issued to the
execution stage, two result tokens are necessary. The rst token is stored in the
waiting-matching store, thereby introducing a bubble in the execution stage(s) of the
dataow processor pipeline. Only when the second token arrives is the instruction
issued. For example, the pipeline bubbles sum up to 28.75 % executing a Traveling
Salesman program on the Monsoon machine [172].
Since a context switch occurs in ne-grain dataow after each instruction execu-
tion, no use of registers is possible. Use of registers could optimize the access time
to data values, avoid pipeline bubbles caused by dyadic instructions, and reduce the
total number of tokens during program execution.
One solution of these problems is combining the dataow and control-ow mecha-
nisms. The symbiosis between dataow and von Neumann architectures is represented
by a number of research projects developing von Neumann/dataow hybrids [41, 127].
The spectrum of such hybrids is very broad, ranging from simple extensions of a von
Neumann processor with a few additional instructions to specialized dataow systems
attempting to reduce overhead by increasing the execution grain size and employing
various scheduling, allocation, and resource management techniques developed for von
Neumann computers. These developments illustrate that dataow and von Neumann
computers do not necessarily represent two entirely disjoint worlds but rather are the
two extreme ends of a spectrum of possible computer systems (Fig.3.1 a,b,c).
After early hybrid dataow attempts, several techniques for combining control-
ow and dataow have emerged: threaded dataow [173], large-grain dataow [127],
RISC dataow [164], and dataow with complex machine operations [80]. We describe
them in the next ve subsections (for a comparison of the techniques see [31]).
3.1. Early hybrid dataow. The rst attempts towards hybrid dataow com-
puting were made already in the early 1980s in quite diverse directions. Some of them
are listed below.
JUMBO Newcastle Data-Control Flow Computer: The JUMBO [220] was built at
the University of Newcastle upon Tyne (England) to study the integration of dataow
and control-ow computation. It has a packet communication organization with token
matching. There are three principal units (matching unit, memory unit, processing
unit) interconnected into ring by FIFO buers.
MADAME Macro Dataow Machine: The MADAME architecture from Joºef
Stefan Institute (Ljubljana, Slovenia) was suitable for execution of acyclic dataow
(sub)graphs and supported synchronous dataow computing [197, 198, 199, 200]. The
advantage of such computing over pure dataow is that more ecient runtime code
can be generated because instructions can be scheduled at compile-time rather than
at runtime.
PDF Piecewise Dataow Architecture: The PDF architecture addressed Lawrence
Livermore National Laboratory's (Livermore, Ca, USA) needs for supercomputing
power. This architecture [177, 178] blended the strengths found in SIMD, MIMD,
and dataow architectures. The PDF contained a SIMD processing unit and a scalar
processing unit that managed a group of processors (MIMD). Programs that ran on
the PDF were broken into basic blocks and scheduled for execution using dataow
techniques. Two levels of scheduling divided responsibility between the software and
hardware. The time-consuming analysis of when blocks can overlap was done in the
compile-time, before program executions began. Individual instruction scheduling was
done in hardware.
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MUSE Multiple Stream Evaluator: The MUSE machine [40] from University of
Nottingham (England) was a structured architecture supporting both serial and par-
allel processing which allowed the abstract structure of a program to be mapped onto
the machine in a logical way. The MUSE machine had many features of dataow
architecture but in its detailed operation it steered a middle course between a pure
dataow machine, a tree machine, and the graph reduction approach.
RAMPS Real Time Acquisition and Multiprocessing System: RAMPS [30] was a
parallel processing system developed at EIP Inc. (USA) for high performance data
acquisition and processing applications. RAMPS used dataow at a macro level while
tasks were executed using a sequential model of computation.
DTN Dataow Computer: The DTN Dataow Computer [227] (developed by the
Dutch company Dataow Technology Nederland) is a high-performance workstation
well suited for applications containing relatively small computing-intensive parts with
enough parallelism to execute eciently on the dataow engine. The DTN Dataow
Computer contains a standard general purpose host, a graphical subsystem (four
microprogrammable systolic arrays), and a dataow engine. The dataow engine
consists of eight identical modules connected by a token routing network. Each module
contains four NEC Image Pipelined Processors, interface chip, and image memory.
ETCA Functional Dataow Architecture: A functional dataow architecture has
been developed at ETCA (Arcueil, France) and is dedicated to real-time processing
[190]. Two types of data-driven processing elements, dedicated respectively to low and
mid-level processing are integrated in a regular 3-D array. Its design relies on close
integration of dataow principles and functional programming. For the execution of
low-level functions, a custom dataow processor with six bi-directional I/O ports was
developed [176].
3.2. Threaded dataow. In a dataow program each subgraph that exhibits
a low degree of parallelism can be identied within a dataow graph and transformed
into a sequential thread. By the term threaded dataow we understand a technique
where the dataow principle is modied so that instructions of a sequential instruc-
tion stream can be processed in succeeding machine cycles. A thread of instructions
is issued consecutively by the matching unit without matching further tokens except
for the rst instruction of the thread. Threaded dataow covers the repeat-on-input
technique in the Epsilon-1 and Epsilon-2 processors, the strongly connected arc model
of EM-4, and the direct recycling of tokens in Monsoon. Data passed between instruc-
tions from the same thread is stored in registers instead of writing them back to mem-
ory. These registers may be referenced by any succeeding instruction in the thread.
Thereby single-thread performance is improved. The total number of tokens needed
to schedule the instructions of a program is reduced thus saving hardware resources.
Pipeline bubbles are avoided for dyadic instructions within a thread. Two threaded
dataow execution techniques can be distinguished: the direct token recycling , and
consecutive execution of the instructions of a single thread. The rst technique, used
by the Monsoon dataow computer, allows a particular thread to occupy only a single
slot in the 8-stage pipeline, which implies that at least 8 threads must be active for
a full pipeline utilization to be achieved. This cycle-by-cycle instruction interleaving
of threads is used in a similar fashion by some multithreaded von Neumann comput-
ers (Section 4.). To optimize single-thread performance the Epsilon-processors and
the EM-4 execute instructions from a thread consecutively. The circular pipeline of
ne-grain dataow is retained. However, the matching unit has to be enhanced with
a mechanism that, after ring the rst instruction of a thread, delays the matching
ASYNCHRONY IN PARALLEL COMPUTING 11
of further tokens in favor of issuing all instructions of the thread consecutively. By
this mechanism cycling of tokens through the pipeline for the activation of the next
instruction is suppressed. The three highly inuential projects are given below.
Monsoon: The Monsoon dataow processor can be viewed as a cycle-by-cycle
interleaving multithreaded computer [173] due to its ability of direct token recycling.
By use of this technique a successor token is directly fed back in the eight-stage Mon-
soon pipeline bypassing the token store. Another instruction of the same thread is
executed every eighth processor cycle. Monsoon allows the use of registers (eight reg-
ister sets are provided) to store intermediate results within a thread, thereby leaving
the pure dataow execution model.
Epsilon-2: Epsilon-2 machine [100, 101] developed at Sandia National Laborato-
ries (Livermore, Ca, USA), supports a fully dynamic memory model, allowing single
cycle context switches and dynamic parallelization. The system is built around a
module consisting of a processor and structure unit, connected via a 4  4 crossbar to
each other, an I/O port, and the global interconnect. The structure unit is used for
storing data structures such as arrays, lists, and I-structures. The Epsilon-2 proces-
sor retains the high performance features of the Epsilon-1 prototype, including direct
matching, pipelined processing, and a local feedback path. The ability to execute
sequential code as a grain provides RISC-like execution eciency.
EM-4 and EM-X: In the EM-4 project [35, 142, 181, 182, 183, 186, 187, 188, 189,
206] at Electrotechnical Laboratory (Tsukuba, Japan), the essential elements of a
dynamic dataow architecture using frame storage for local variables are incorporated
into a single chip processor. In this design a strongly connected subgraph of a function
body is implemented as a thread that uses registers for intermediate results. The
EM-4 was designed for 1024 nodes. Since May 1990 the EM-4 prototype with 80
nodes (EMC-R gate-array processor) is operational. In 1993 the EM-X [143] (upgrade
of EM-4) was designed to support latency reduction by fusing the communication
pipeline with the execution pipeline, latency hiding via multithreading, and runtime
latency minimization for remote memory access.
3.3. Large-grain dataow. This technique, also referred to as coarse-grain
dataow , advocates activating macro dataow actors by the dataow principle while
executing the represented sequences of instructions by the von Neumann principle
[34, 61, 80, 127]. Large-grain dataow machines typically decouple the matching
stage (sometimes called signal stage, synchronization stage, etc.) from the execution
stage by use of FIFO-buers. Pipeline bubbles are avoided by the decoupling. O-
the-shelf microprocessors can be used for the execution stage. Most of the more recent
dataow architectures fall in this category and are listed below. Note, that they are
often called multithreaded machines by their authors.
TAM Threaded Abstract Machine: The TAM [54, 56] from the University of
California (Berkeley, Ca, USA) is an execution model for ne-grain interleaving of
multiple threads, that is supported by an appropriate compiler strategy and program
representation instead of elaborate hardware. TAM's key features are placing all
synchronization, scheduling, and storage management under explicit compiler control.
*T: The *T (pronounced start [165]) is a direct descendant of dataow architec-
tures, especially of the Monsoon, and unies them with von Neumann architectures.
*T has a scalable computer architecture designed to support a broad variety of parallel
programming styles including those which use multithreading based on non-blocking
threads. A *T node consists of the data processor (executing threads), the remote-
memory request coprocessor (for incoming remote load/store requests), and the syn-
12 J. ILC, B. ROBI AND T. UNGERER
chronization coprocessor (for handling returning load responses and join operations),
which all share local memory. This hardware is coupled with a high performance
network having a fat-tree topology with high cross-section bandwidth. A modied
version of the *T [165] was implemented in cooperation by MIT and Motorola, based
on a 88110 superscalar microprocessor (called 88110MP [32, 33]). Despite its name
the StarT-ng [14, 46] bears no resemblance to its predecessor *T and to dataow ma-
chines. It denes a rather conventional multiprocessor with PowerPC 620 processors
augmented with special hardware for message-passing and shared memory access.
ADARC Associative Dataow Architecture: In the Associative Dataow Archi-
tecture ADARC [209, 210, 233] the processing units are connected via an associative
communication network. The processors are equipped with private memories that
contain instruction sequences generated at compile-time. The retrieval of executable
instructions is replaced by the retrieval of input operands for the current instructions
from the network. The structure of the network enables full parallel access to all
previously generated results by all processors. A processor executes its current in-
struction (or instruction sequence) as soon as all requested input operands have been
received [209]. In [233] it is shown that that ADARC is well-suited to implement neu-
ral network models. ADARC was developed at J.W.Goethe University (Frankfurt,
Germany).
Pebbles: The Pebbles architecture [180] from Colorado State University (Fort
Collins, Co, USA) is a large-grain dataow architecture with a decoupling of the
synchronization unit and the execution unit within the processing elements. The
processing elements are coupled via a high-speed network. The local memory of each
node consists of an instruction memory which is read by the execution unit and a data
memory (or frame store) which is accessed by the synchronization unit. A ready queue
contains the continuations representing those threads that are ready to execute. The
frame store is designed as a storage hierarchy where a frame cache holds the frames
of threads that will be executed soon. The execution unit is a 4-way superscalar
microprocessor.
From Argument Fetch Dataow Processor to MTA and EARTH: The EARTH
(Ecient Architecture of Running Threads) [155], developed at McGill University
and Concordia University (Montréal, Canada), is based on the MTA (Multithreaded
Architecture) [86, 126] and dates back to the Argument Fetch Dataow Processor.
An MTA node consists of an execution unit that may be an o-the-shelf RISC micro-
processor and a synchronization unit to support dataow-like thread synchronization.
The synchronization unit determines which threads are ready to be executed. Execu-
tion unit and synchronization unit share the processor local memory which is cached.
Accessing data in a remote processor requires explicit request and send messages.
The synchronization unit and execution unit communicate via FIFO queues: a ready
queue containing ready thread identiers links the synchronization unit with the ex-
ecution unit, and an event queue holding local and remote synchronization signals
connects the execution unit with the synchronization unit, but also receives signals
from the network. A register use cache keeps track of which register set is assigned
to which function activation [126]. MTA or EARTH rely on non-blocking threads.
The EARTH architecture [161] is implemented on top of the experimental (but rather
conventional) MANNA multiprocessor [91].
3.4. RISC dataow. Another stimulus for dataow/von Neumann hybrids was
the development of RISC dataow architectures, notably P-RISC [164], which allow
the execution of existing software written for conventional processors. Using such a
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machine as a bridge between existing systems and new dataow supercomputers made
the transition from imperative von Neumann languages to dataow languages easier
for the programmer.
P-RISC Parallel RISC: The basic philosophy underlying the development of the
P-RISC architecture [164] can be characterized as follows: use a RISC-like instruction
set, change the architecture to support multithreaded computation, add fork and join
instructions to manage multiple threads, implement all global storage as I-structure
storage, and implement the load/store instructions to execute in split-phase mode
(Fig.3.1 d,e). The architecture based on the above principles was developed at MIT.
It consists of a collection of PEs and Heap Memory Elements, interconnected through
a packed-switching communication network.
3.5. Use of complex machine operations. Another technique to reduce the
instruction level synchronization overhead is the use of complex machine instructions,
for instance vector instructions. These instructions can be implemented by pipeline
techniques as in vector computers. Structured data is referenced in block rather than
element-wise, and can be supplied in a burst mode. This deviates from the I-structure
scheme where each data element within a complex data structure is fetched individ-
ually from a structure store. A further advantage of complex machine operations is
the ability to exploit parallelism at the subinstruction level. Therefore the machine
has to partition the complex machine operation into suboperations that can be exe-
cuted in parallel. The use of a complex machine operation may spare several nested
loops. The use of a FIFO-buer allows the machine to decouple the ring stage and
the execution stage to bridge the dierent execution times within a mixed stream of
simple and complex instructions issued to the execution stage. As a major dier-
ence to conventional dataow architectures tokens do not carry data (except for the
values "true" or "false"). Data is only moved and transformed within the execution
stage. This technique is used in the Decoupled Graph/Computation Architecture, the
StollmannDataow Machine, and the ASTOR architecture. These architectures com-
bine complex machine instructions with large-grain dataow, described above. The
structure-ow technique proposed for the SIGMA-1 enhances an otherwise ne-grain
dataow computer by structure load and structure store instructions, that move for
instance whole vectors from or to the structure store. The arithmetic operations are
executed by the cyclic pipeline within a single PE. A more detailed description is
given below.
Decoupled Graph/Computation Architecture: In this architecture, developed at
the University of Southern California (Los Angeles, Ca, USA), the token matching
and token formatting and routing are reduced to a single graph operation called
determine executability [80]. The decoupled graph/computation model separates the
graph portion of the program from the computational portion. The two basic units of
the decoupled model (computational unit and graph unit) operate in an asynchronous
manner. The graph unit is responsible for determining executability by updating the
dataow graph, while the computation unit performs all the computational operations
(fetch and execute).
Stollman Data Flow Machine: The Stollman dataow machine [95, 96] from
StollmanGmbH (Hamburg, Germany) is a coarse-grain dataow architecture directed
towards database applications. The dataow mechanism is emulated on a shared-
memory multiprocessor. The query tree of a relational query language (such as the
database query language SQL) is viewed as dataow graph. Complex database query
instructions are implemented as coarse-grain dataow instruction and (micro-)coded
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as a traditional sequential program running on the emulator hardware.
Fig. 3.1  Spectrum of scheduling models: (a) fully ordered (control ow); (b) par-
tially ordered (dataow); (c) partially ordered graph and fully ordered grains (e.g.
Epsilon-2 hybrid). RISCifying dataow (P-RISC dataow/von Neumann hybrid):
(d) conceptual; (e) encoding of graph.
ASTOR Augsburg Structure-Oriented Architecture: The ASTOR architecture
[223, 224, 234, 235] from University of Augsburg (Germany) can be viewed as a
dataow architecture that utilizes task level parallelism by the architectural struc-
ture of a distributed memory multiprocessor, instruction level parallelism by a token-
passing computation scheme, and subinstruction level parallelism by SIMD evaluation
of complex machine instructions. Sequential threads of data instructions are compiled
to dataow macro actors and executed consecutively using registers. A dependency
construct describes the partial order in the execution of instructions. It can be visu-
alized by a dependency graph. The nodes in a dependency graph represent control
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constructs or data instructions; the directed arcs denote control dependencies between
the nodes. Tokens are propagated along the arcs of the dependency graph. To distin-
guish dierent activations of a dependency graph, a tag is assigned to each token. The
ring rule of dynamic dataow is applied: a node is enabled as soon as tokens with
identical tags are present on all its input arcs. However, in the ASTOR architecture
tokens do not carry data.
4. Today: Multithreading. In a single-threaded architecture the computation
moves forward one step at a time through a sequence of states, each step corresponding
to the execution of one enabled instruction. The state of a single-threaded machine
consists of thememory state (programmemory, data memory, stack) and the processor
state which consists of activity specier (program counter, stack pointer) and register
context (a set of register contents). The activity specier and the register context
make up what is also called the context of a thread. Today most architectures are
single-threaded architectures.
According to [70], a multithreaded architecture diers from the single-threaded
architecture in that there may be several enabled instructions from dierent threads
which all are candidates for execution (Fig.4.1). Similar to the single-threaded ma-
chine, the state of the multithreaded machine consists of the memory state and the
processor state; the later, however, consists of a collection of activity speciers and a
collection of register contexts. A thread is a sequentially ordered block of instructions
with a grain-size greater than one (to distinguish multithreaded architectures from
ne-grained dataow architectures).
Fig. 4.1  Multithreading: when a thread issues a remote-load request, the processor
starts executing another thread.
Another notion is the distinction between blocking and non-blocking threads. A
non-blocking thread is formed such that its evaluation proceeds without blocking the
processor pipeline (for instance by remote memory accesses, cache misses or syn-
chronization waits). Evaluation of a non-blocking thread starts as soon as all input
operands are available, which is usually detected by some kind of dataow principle.
Thread switching is controlled by the compiler harnessing the idea of rescheduling
rather than blocking when waiting for data. Access to remote data is organized
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split-level by one thread sending the access request to memory and another thread
activating when its data is available. Thus a program is compiled into many very
small threads activating each other when data become available. The same hardware
mechanisms may also be used to synchronize interprocess communications to awaiting
threads, thereby alleviating operating systems overhead [159]. In contrast, a block-
ing thread might be blocked during execution caused by remote memory accesses,
cache misses or synchronization needs. The waiting time, during which the pipeline
is blocked, is lost when using a von Neumann processor, but can be bridged by a
fast thread switch in a multithreaded processor. The thread is resumed when the
reason for blocking is removed. Use of non-blocking threads typically leads to many
small threads that are appropriate for execution by a hybrid dataow computer or
by a multithreaded architecture that is closely related to hybrid dataow. Blocking
threads may be normal threads or whole processes of a multithreaded UNIX-based
operating system.
Notice, that we exclude in this section architectures that are designed for the
execution of non-blocking threads. Although these architectures often are called mul-
tithreaded , we categorized them as threaded dataow (Subsection 3.2.) or large-grain
dataow (Subsection 3.3.) since a dataow principle is applied to start execution of
non-blocking threads. Thus, multithreaded architectures (in the more narrow sense
applied here) stem from the modication of RISC or even of superscalar RISC pro-
cessors. They are able to bridge waiting times that arise in the execution of blocking
threads by fast thread switching. This ability is in contrast to RISC processors or
today's superscalar processors, that use busy waiting or a time-consuming, operating
system based thread switch. One characteristic for such multithreaded architectures
is the use of multiple register sets and a mechanism that dynamically triggers the
thread switch. Thread switch overhead must be very low, from zero to only a few
cycles.
Current microprocessors utilize instruction-level parallelism by a deep processor
pipeline and by the superscalar instruction issue technique. A superscalar processor
is able to dispatch multiple instructions each clock cycle from a conventional linear
instruction stream [73]. DEC Alpha 21164, IBM & Motorola PowerPC 604 and 620,
MIPS R10000, Sun UltraSparc and HP PA-8000 issue up to four instructions per cycle
from a single thread. VLSI-technology will allow future generations of microprocessors
to exploit instruction-level parallelism up to 8 instructions per cycle, or more.
However, the instruction-level parallelism found in a conventional instruction
stream is limited. Recent studies showed the limits of processor utilization even of
today's superscalar microprocessors. Using the SPEC92 benchmark suite, the Pow-
erPC 620 showed an execution of 0.96 to 1.77 instructions per cycle [74], and even an
8-issue Alpha processor will fail to sustain 1.5 instructions per cycle [222].
The solution is the additional utilization of more coarse-grained parallelism. The
main approaches are the multiprocessor chip and the multithreaded processor . The
multiprocessor chip integrates two or more complete processors on a single chip.
Therefore every unit of a processor is duplicated and used independently of its copies
on the chip. In contrast, the multithreaded processor stores multiple contexts in dif-
ferent register sets on the chip. The functional units are multiplexed between the
threads that are loaded in the register sets. Depending on the specic multithreaded
processor design, only a single instruction pipeline is used, or a single dispatch unit
issues instructions from dierent instruction buers simultaneously. Because of the
multiple register sets, context switching is very fast. Multithreaded processors tolerate
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memory latencies by overlapping the long-latency operations of one thread with the
execution of other threads - in contrast to the multiprocessor chip approach. While
the multiprocessor chip is easier to implement, use of multithreading in addition to a
wide issue bandwidth is a promising approach.
Research on multithreaded architectures has been motivated by two concerns:
tolerating latency and bridging of synchronization waits by rapid context switches.
Three dierent approaches of multithreaded architectures are distinguished: cycle-by-
cycle interleaving [117, 173, 202, 215], block interleaving [2, 3, 106], and simultaneous
multithreading [221, 222].
4.1. Cycle-by-cycle interleaving. In the cycle-by-cycle interleaving model the
processor switches to a dierent thread after each instruction. In principle, an instruc-
tion of the same thread is fed in the pipeline after the completion of the execution
of the previous instruction. There must be at least as many register sets (loaded
threads) available on the processor as the number of pipeline stages. Since cycle-by-
cycle interleaving eliminates control and data dependencies between instructions in
the pipeline, pipeline conicts cannot arise and the processor pipeline can be easily
built without the necessity of complex forwarding paths. This leads to a very simple
and therefore potentially very fast pipeline - no hardware interlocking is necessary.
The latency is tolerated by not scheduling a thread until its reference to a remote
memory has completed. This model requires a large number of threads and complex
hardware to support them. Interleaving the instructions frommany threads also limits
the processing power accessible to a single thread, thereby degrading the single-thread
performance. The use of the dependence look-ahead technique in HEP, Horizon and
Tera gives some help. Some machines that use cycle-by-cycle interleaving are given
below.
HEP Heterogeneous Element Processor: The HEP system was a MIMD shared-
memory multiprocessor system developed by Denelcor Inc. (Denver, Co, USA) be-
tween 1978 and 1985 [137, 145, 201, 202, 203], and was a pioneering example of a
multithreaded machine. Spatial switching occurred between two queues of processes,
one of these controlled program memory, register memory, and the functional mem-
ory while the other controlled data memory. The main processor pipeline had eight
stages, matching the number of processor cycles necessary to fetch a data item from
memory in register. Consequently eight threads were in execution concurrently within
a single HEP processor. In contrast to all other cycle-by-cycle interleaving processor,
all threads within a HEP processor shared the same register set. Multiple proces-
sors and data memories were interconnected via a pipelined switch and any register
memory or data memory location could be used to synchronize two processes on a
producer-consumer basis by a full/empty bit synchronization on a data memory word.
MASA Multilisp Architecture for Symbolic Applications: The MASA was a mul-
tithreaded processor architecture for parallel symbolic computation with various fea-
tures intended for eective Multilisp program execution [85, 117]. MASA featured a
tagged architecture, multiple contexts, fast trap handling, and a synchronization bit
in every memory word. Its principal novelty was the use of multiple contexts both
to support interleaved execution from separate instruction streams and to speed up
procedure calls and trap handling (in the same manner as register windows).
Horizon: This (paper) architecture was based on the HEP but extended to a mas-
sively parallel MIMD computer. The machine was designed for up to 256 processing
elements and up to 512 memory modules in a 16  16  6 node internal network.
Like HEP it employed a global address space, and memory-based synchronization
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through the use of full/empty bits at each location [94, 148, 215]. Each processor sup-
ported 128 independent instruction streams by 128 register sets with context switches
occurring at every clock cycle.
Tera MTA Multi-Threaded Architecture: The Tera MTA [9, 11, 12] is based on the
Horizon architecture and currently under construction by Tera Computer Company
(Seattle, Wa, USA) (after many delays introduction to market is scheduled for Spring
1997). The machine is a vast multiprocessor with multithreaded processor nodes ar-
ranged in 3D mesh of pipelined packet-switch nodes. In the case of the maximum
conguration of 4096 nodes, arranged in a 16  16  16 mesh, there are up to 256
processors, 512 memory units, 256 I/O cache units, 256 I/O processors, and 2816
switching nodes. Each processor is 64-bit custom chip with up to 128 simultaneous
threads in execution. It alternates between ready threads, using a deep pipeline. Inter-
instruction dependencies are explicitly encoded by the compiler. Each thread has a
complete set of registers. Memory units have 4-bit tags on each word, or full/empty
and trap bits [12]. The Tera MTA exploits parallelism at all levels, from ne-grained
instruction-level parallelism within a single processor to parallel programming across
processors, to multiprogramming among several applications simultaneously. Conse-
quently, processor scheduling occurs at many levels, and managing these levels poses
unique and challenging scheduling concerns [11].
SB-PRAM and HPP: The SB-PRAM [1, 26] or HPP (High Performance PRAM)
[83, 84] is a MIMD parallel computer with shared address space and uniform memory
access time due to its motivation: building a multiprocessor that is as close as possible
to the theoretical machine model CRCW-PRAM. Processor and memory modules are
connected by a buttery network. Network latency is hidden by pipelining several
so-called virtual processors on one physical processor node in cycle-by-cycle inter-
leaving mode. A rst prototype (SB-PRAM) [26] is running with four processors, a
second prototype (HPP) is under construction. In the SB-PRAM 32 virtual proces-
sors are scheduled round-robin for every instruction [83]. The project is running at
the University of Saarland (Saarbrücken, Germany).
4.2. Block interleaving. The block-interleaving approach, exemplied by the
MIT Sparcle processor, executes a single thread until it reaches a long-latency op-
eration, such as a remote cache miss or a failed synchronization, at which point it
switches to another context. The Rhamma processor switches contexts whenever a
load, store or synchronization operation is discovered.
In the block interleaving model a thread is executed for many cycles before context
switching. Context switches are used only to hide long memory latencies since small
pipeline delays are hidden by proper ordering of instructions performed by the opti-
mizing compiler. Since multithreading is not used to hide pipeline delays, fewer total
threads are needed and a single thread can execute at full speed until the next context
switch. This may also simplify the hardware. There are three variations of this model.
The switch-on-load version switches only on instructions that load data from shared
memory while storing data in shared memory does not cause context switching (since
local memory loads and other instructions all complete quickly and can be scheduled
by the compiler). However, context switches sometimes occur sooner than needed: If
a compiler ordered instructions so that a load from shared memory was issued several
cycles before the value was used, the context switch should not have to occur until
the actual use of the value. This strategy is implemented in the switch-on-use model
[154]. Here, a valid bit is added to each register. The bit is cleared when the loading
from shared memory to the corresponding register is issued and set when the result
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returns from the network. A thread context switches if it needs a value from a register
whose valid bit is still cleared. A benet of this model is that several load instructions
can be grouped together thus prefetching several operands of an instruction. Instead
of using valid bits, an explicit context switch instruction can be added between the
group of loads and their subsequent uses. This model, which is called explicit-switch
[56, 165], is simpler to implement and requires only one additional instruction.
The multithreading with caching approach adds caches to the block interleaving
model. Only those loads that miss in the cache have long latencies and cause context
switches. By ltering out many of the remote references, caching reduces the number
of threads. In [39], it is shown that for most applications just two or three threads
per processor is sucient. There are three variations of the cache-extended block
interleaving model. The switch-on-miss model [5] context switches if load from shared
memory instructions misses in the cache. Such a context switch is not detected
immediately, however, so a number of subsequent instructions have already entered
the CPU pipeline and thus wasted CPU time. The switch-on-use-miss model [106]
context switches when an instruction tries to use the (still missing) value from a
shared load that missed in the cache. The conditional-switch model provides the
benets of grouping (of the explicit-switch model) and caching. In this model, the
explicit switch instruction is ignored if all load instructions (in the preceding group)
hit the cache; otherwise, the context switch is performed. In what follows, we describe
ve representatives of the block interleaving model of multithreading.
CHoPP Columbia Homogeneous Parallel Processor: The CHoPP [154] was a
shared memory MIMD with up to 16 powerful computing nodes. High sequential
performance is due to issuing multiple instructions on each clock cycle, zero-delay
branch instructions, and fast execution of individual instructions. Each node can
support up to 64 threads.
Sparcle Processor in Alewife System: The MIT Alewife multiprocessor [3, 4, 5,
6, 7, 147] is based on the multithreaded Sparcle processor. The Sparcle processor is
derived from a Sparc RISC processor. The eight overlapping register windows of a
Sparc processor are organized in four independent non-overlapping thread contexts,
each using two windows (one as register set, the other as a context for trap and mes-
sage handlers). Thread switching is triggered by external hardware when a remote
memory access is detected. Emptying the pipeline from instructions of the thread that
caused the context switch and organizational software overhead sum up to a context
switching penalty of 14 processor cycles. The Alewife multiprocessor has been oper-
ational since May 1994 [4]. It uses a low-dimensional direct interconnection network.
Despite its distributed-memory architecture, Alewife allows ecient shared-memory
programming through a multilayered approach to locality management. Communica-
tion latency and network bandwidth requirements are reduced by a directory-based
cache-coherence scheme referred to as LimitLESS directories. Latencies still occur al-
though communication locality is enhanced by runtime and compile-time partitioning
and placement of data and processes.
MSparc: An approach similar to the Sparcle processor is taken at the University
of Oldenburg (Germany) with the MSparc processor [156, 179]. MSparc supports up
to four contexts on chip and is compatible to standard Sparc processors. Switching
is supported by hardware and can be achieved within one processor cycle. The mul-
tithreading policy is block interleaving with the switch-on-cache-miss policy as in the
Sparcle processor.
J-Machine: The MIT Jellybean Machine [58, 167] is so called because it is to
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be built entirely of a large number of jellybean components. The initial version
uses an 8  8  16 cube network, with possibilities of expanding to 64K nodes.
The jellybeans are message driven processor (MDP) chips, each of which has a
36-bit processor, a 4K word memory, and a router with communication ports for 6
directions. External memory of up to 1 M words can be added per processor. The
MDP creates a task for each arriving message. In the prototype, each MDP chip
has 4 external memory chips that provide 256K memory words. However, access is
through a 12-bit data bus, and with an error correcting cycle, the access time is four
memory cycles per word. Each communication port has a 9-bit data channel. The
routers provide support for automatic routing from source to destination. The latency
of a transfer is 2 microseconds across the prototype machine, assuming no blocking.
When a message arrives, a task is created automatically to handle it in 1 microsecond.
Thus, it is possible to implement a shared memory model using message passing, in
which a message provides a fetch address and an automatic task sends a reply with
the desired data.
Rhamma: The multithreaded Rhammaprocessor [103, 104] from the University of
Karlsruhe (Germany) uses a fast context switch to bridge latencies caused by memory
accesses or by synchronization operations. Load/store, synchronization and execution
operations of dierent threads are executed simultaneously by specialized functional
units within the processor. The units are coupled by FIFO buers and access dif-
ferent register sets. Each unit stops the execution of a thread when it recognizes an
instruction intended for another unit. To perform a context switch the unit passes
the thread tag to the FIFO buer of the unit that is appropriate for the execution
of the instruction. Then the unit resumes processing with another thread of its own
FIFO buer. The Rhamma processor is most similar to the Sparcle. However, the ex-
ecution unit of the Rhamma processor switches the context whenever it comes across
a load, store or synchronization instruction, and the load/store unit switches when-
ever it meets an execution or synchronization instruction (switch-on-load policy). In
contrast to Sparcle, the context switch is in an early stage of the pipeline, thus de-
creasing context switching time. On the other hand, the overall performance of the
Rhamma processor suers from the higher rate of context switches unless the context
switch time is very small. Software simulations showed the need for extremely fast
context switching. Therefore a VHDL representation of Rhamma with optimizations
towards fast context switching was developed, simulated and synthesized. Specic
implementation techniques reduce switching costs to zero or at most one processor
cycle. These techniques use a context switch buer which is a table containing the
addresses of instructions that already yielded a context switch.
4.3. Simultaneous multithreading or multithreaded superscalar. The
simultaneous multithreading or multithreaded superscalar approach [152, 194, 195,
221, 222] combines a wide issue superscalar instruction dispatch with the multiple
context approach by providing several register sets on the multiprocessor and issuing
instructions from several instruction queues simultaneously. Therefore, the issue slots
of a wide issue processor can be lled by operations of several threads. Latencies
occurring in the execution of single threads are bridged by issuing operations of the
remaining threads loaded on the processor. In principle, the full issue bandwidth can
be utilized. Project dependent details are briey discussed below.
Media Research Laboratory Processor: The multithreaded processor of the Me-
dia Research Laboratory of Matsushita Electric Ind. (Japan) [123, 124] is the rst
approach to simultaneous multithreading. Instructions of dierent threads are is-
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sued simultaneously to multiple functional units. Simulation results on a parallel
ray-tracing application showed that using 8 threads a speed-up of 3.22 in case of one
load/store unit and of 5.79 in case of two load/store units can be achieved over a
conventional RISC processor. However, caches or TLBs are not simulated, nor is a
branch prediction mechanism.
Simultaneous Multithreading: The simultaneous multithreading approach from
the University of Washington (Seattle, Wa, USA) [79] surveys enhancements of the
Alpha 21164 processor [222] and of a hypothetical out-of-order issue superscalar mi-
croprocessor that resembles R10000 and PA-8000 [221]. Simulations were conducted
to evaluate processor congurations of an up to 8-threaded and 8-issue superscalar.
This maximumconguration showed a throughput of 6.64 instructions per cycle due to
multithreading using the SPEC92 benchmark suite and assuming a processor with 32
functional units (among them multiple load/store units) [222]. The second approach
[221] evaluated more realistic processor congurations and reached a throughput of
5.4 instructions per cycle for the 8-threaded and 8-issue superscalar case. Implemen-
tation issues and solutions to register le access and instruction scheduling were also
presented.
Multithreaded Superscalar (Sigmund & Ungerer): While the simultaneous multi-
threading approach [222] surveys enhancements of the Alpha 21164 processor, themul-
tithreaded superscalar processor approach from the University of Karlsruhe [194, 195]
is based on a simplied PowerPC 604 processor. Both approaches, however, are
similar in their instruction issuing policy. The multithreaded superscalar processor
implements the six-stage instruction pipeline of the PowerPC 604 processor (fetch,
decode, dispatch, execute, complete, and write-back) [207] and extends it to employ
multithreading. The processor uses various kinds of modern microarchitecture tech-
niques as e.g. separate code and data caches, branch target address cache, static
branch prediction, in-order dispatch, independent execution units with reservation
stations, rename registers, out-of-order execution, and in-order completion. How-
ever the instruction set is simplied (using an extended DLX [119] instruction set
instead). A software simulation evaluated various congurations of the multithreaded
superscalar processor. While the single-threaded 8-issue superscalar processor only
reached a throughput of about 1.14 instructions per cycle, the 8-threaded 8-issue su-
perscalar processor executed 4.19 instructions per cycle (the load/store frequency in
the work load sets the theoretical maximum to 5 instructions per cycle). Increasing
the superscalar issue bandwidth from 4 to 8 yields only a marginal gain in instruction
throughput - a result that is nearly independent of the number of threads in the mul-
tithreaded processor. A multiprocessor chip approach with 8 single-threaded scalar
processors reaches 6.07 instructions per cycle. Using the same number of threads, the
multiprocessor chip reaches a higher throughput than the multithreaded superscalar
approach. However, if the chip costs are taken into consideration, a 4-threaded 4-issue
superscalar processor outperforms a multiprocessor chip built from single-threaded
processors by a factor of 1.8 in performance/cost relation [194].
Multithreaded Superscalar (Bagherzadeh et al.): This multithreaded superscalar
processor approach [105, 153] combines out-of-order execution within an instruction
stream with the simultaneous execution of instructions of dierent instruction streams.
A particular superscalar processor called Superscalar Digital Signal Processor (SDSP)
is enhanced to run multiple threads. The enhancements are directed by the aim of
minimal modication to the superscalar base processor. Therefore most resources on
the chip are shared by the threads, as for instance the register le, reorder buer,
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instruction window, store buer, and renaming hardware. Based on simulations a
performance gain of 20 - 55 % due to multithreading was achieved across a range of
benchmarks. The project runs at the University of California at Irvine.
5. Coming: Micro dataow and nanothreading. The latest generation of
microprocessors - as exemplied by the Intel PentiumPro [48], MIPS R10000 [231],
and HP PA-8000 [149] - displays an out-of-order dynamic execution that is referred
to as local dataow or micro dataow by microprocessor researchers.
In the rst paper on the PentiumPro, the instruction pipeline is described as
[48]: The ow of the Intel Architecture instructions is predicted and these instruc-
tions are decoded into micro-operations (micro-ops), or series of micro-ops, and these
micro-ops are register-renamed, placed into an out-of-order speculative pool of pend-
ing operations, executed in dataow order (when operands are ready), and retired
to permanent machine state in source program order. After register renaming the
instructions (or micro-ops) are placed in an instruction window of pending instruc-
tions and in a reorder buer that saves the program order and execution states of
the instructions (instruction window and reorder buer may coincide). State-of-the
art microprocessors typically provide 32 (R10000), 40 (PentiumPro) or 56 (PA-8000)
instruction slots in the instruction window or reorder buer. Instructions are ready
to be executed as soon as all operands are available. A 4-issue superscalar processor
dispatches up to 4 instructions per cycle to the execution units provided that resouce
conicts do not occur. Dispatch and execution determine the out-of-order section of
a microprocessor. After execution instructions are retired in program order.
Comparing dataow computers with such superscalar microprocessors shows sev-
eral similarities and dierences which are briey discussed below.
While a single thread of control in modern microprocessors often does not incor-
porate enough ne-grained parallelism to feed the multiple functional units of todays
microprocessors, dataow resolves any threads of control into separate instructions
that are ready to execute as soon as all required operands are available. Thus, the
ne-grained parallelism potentially utilized by a dataow computer is far larger than
the parallelism available for microprocessors.
Data and control dependencies potentially cause pipeline hazards in micropro-
cesssors that are handled by complex forwarding logic. Due to the continuous context
switches in ne-grain dataow computers and in cycle-by-cycle interleaving machines,
pipeline hazards are avoided with the disadvantage of a poor single thread perfor-
mance.
Antidependencies and output dependencies are removed by register renaming
that maps the architectural registers to the physical registers of the microprocessor.
Thereby the microprocessor internally generates an instruction stream that satises
the single assignment rule of dataow. Modern microprocessors remove antidepen-
dencies and output dependencies on-the-y and avoid the high memory requirements,
the often awkward solutions for data structure storage and manipulation, and for loop
control caused by the single assignment rule in dataow computers.
The main dierence between the dependence graphs of dataow and the code
sequence in an instruction window of a microprocessors is branch prediction and
speculatively execution. The accuracy of the branch prediction is surprisingly high
- more than 95 % are reported for single SPECmark programs. However, rerolling
execution in case of a wrongly predicted path, is costly in processor cycles especially
in deeply pipelined microprocessors. The idea of branch prediction and speculative
execution has never been evaluated in the dataow environment.
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Due to the single thread of control, a high degree of data and instruction locality
is present in the machine code of a microprocessor. The locality allows to employ
a storage hierarchy that stores the instructions and data potentially executed in the
next cycles close to the executing processor. Due to the lack of locality in a dataow
graph, a storage hierarchy is dicult to apply in dataow computers.
The matching of executable instructions in the instruction window of microproces-
sors is restricted to a part of the instruction sequence. Because of the serial program
order, the instructions in this window are likely to be executable soon. Therefore
the matching hardware can be restricted to a small number of instruction slots. In
dataow computers the number of tokens waiting for a match can be very high. A
large waiting-matching store is required. Due to the lack of locality the likelyhood
of the arrival of a matching token is dicult to estimate so caching of tokens to be
matched soon is dicult in dataow.
An unsolved problem in todays microprocessors is the memory latency caused by
cache misses. As reported for the SGI Origin 2000 distributed shared memory system
[150] these latencies are 11 processor cycles for a primary-level cache miss, 60 cycles
for a secondary-level cache miss, and can be up to 180 cycles for a remote memory
access. In number of missed instruction slots the latencies should be multiplied by the
degree of superscalar. Only a small part of the memory latency can be removed or
hidden in modern microprocessors even when techniques like out-of-order execution,
write buer, cache preload hardware, lockup free caches, and a pipelined system
bus are employed. So microprocessors often idle and are unable to exploit the high
degree of internal parallelism provided by a wide superscalar approach. The rapid
context switching of dataow and multithreaded architectures shows a superior way
out. Idling is avoided by switching execution to another context.
An 8-issue (or even higher) superscalar dispatch will be possible in the next gen-
eration of microprocessors. Finding enough ne-grain parallelism to fully exploit the
processor will be the main problem. One solution is to enlarge the instruction window
to several hundred instruction slots with hopefully more simultaneously executable
instructions present. There are two draw-backs to this approach. First, regarding
that all instructions stem from a single instruction stream and that on average every
seventh instruction is a branch instruction, most of the instructions in the window will
be speculatively assigned with a very deep speculation level (todays depth normally
is four at maximum). Thereby most of the instruction execution will be speculative.
The principal problem here arises from the single instruction stream that feeds the
instruction window. Second, if the instruction window is enlarged, the updating of the
instruction states in the slots and matching of executable instructions lead to more
complex hardware logic in the dispatch stage of the pipeline thus limiting the cycle
rate increase which is essential for next generations of microprocessors. Solutions are
the decoupling of the instruction window with respect to dierent instruction classes
as in the PA-8000, the partitioning of the dispatch stage into several pipeline stages,
and alternative instruction window organizations. One alternative instruction win-
dow organization is the multiple FIFO-based organization in the dependence-based
microprocessor [170]. Only the instructions at the heads of a number of FIFO buers
can be dispatched to the execution units in the next cycle. The total parallelism in the
instruction window is restricted in favour of a less costly dispatch that does not slow
down processor cycle rate. Thereby the potential ne-grained parallelism is limited -
a technique somewhat similar to the threaded dataow approaches described above.
It might be interesting to look, with respect to alternative instruction window or-
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ganizations, at dataow matching store implementations and dataow solutions like
threaded dataow as exemplied by the repeat-on-input technique in the Epsilon-
2 and strongly-connected arcs model of EM-4, or the associative switching network
in the ADARC, etc. For example, the repeat-on-input strategy dispatches very small
compiler-generated code sequences serially (in an otherwise ne-grained dataow com-
puter). Transfered to the local dataow in an instruction window, a dispatch string
might be used where a serie of data dependent instructions are generated by a com-
piler and dispatched serially after the dispatch of the leading instruction. However,
the high number of speculative instructions in the instruction window remains.
Another new idea is the nanothreading technique of DanSoft (Ko²ice, Slovak
Republic) [113]. Nanothreading dismisses full multithreading for a nanothread that
executes in the same register set as the main thread. The DanSoft nanothread requires
only a 9 bit program counter, some simple control logic, and it resides in the same page
as the main thread. The nanothread might be used to ll the instruction dispatch
slots of a wide superscalar approach (like in simultaneous multithreading) without
the need for several register sets.
But the main problem of todays superscalar microprocessor may not be found
in the instruction window organization. It is the necessity of instruction comple-
tion/retirement due to the serial semantic of the instruction stream. For example, if
a load instruction causes a secondary-level cache miss, the whole reorder buer may
soon be clogged by succeeding instructions (succeeding in sequential program order)
that are already executed. Because of the sequential program order that should be
restored by the completion stage, these instructions cannot be retired and removed
from the reorder buer even if the instructions are independent of the load instruc-
tion that caused the cache miss. The completion may be the main obstacle for further
performance increase in microprocessors.
In principle, an algorithm denes a partial ordering of instructions due to control
and true data dependences. The total ordering in an instruction stream for todays
microprocessors stems from von Neumann languages. Why should
 a programmer design a partially ordered algorithm, and
 code the algorithm in total ordering because of the use of a sequential von
Neumann language,
 the compiler regenerate the partial order in a dependence graph, and
 generate a reordered optimized sequential machine code,
 the microprocessor dynamically regenerate the partial order in its out-of-order
section, execute due to a micro dataow principle,
 and then reestablish the unnatural serial program order in the completion
stage ?
Ideally, an algorithm should be coded in an appropriate higher-order language (e.g.
dataow-like languages might be appropriate). Next, the compiler should generate
machine code that still reects the parallelism and not an unnecessary serialization.
Here, a dataow graph viewed as machine language might show the right direction.
A parallelizing compiler may generate this kind of machine code even from a program
written in a sequential von Neumann language. The compiler could use compiler
optimization and coding to simplify the dynamic analysis and dispatch out of the
instruction window. The processor dismisses the serial reordering in the completion
stage in favour of an only partial reordering. The completion unit retires instructions
not in a single serial order but in two or more series (as in the simultaneous mul-
tithreaded processors). Clogging of the reorder buer is avoided since clogging of a
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thread does not restrict retirement of instructions of another thread.
6. Conclusion. Conceptually, the research in parallel computing shows a clear
unication of two paradigms, i.e. von Neumann and dataow computing. One of
the key realizations made by the dataow community is that pure dataow and pure
control-ow are not orthogonal to each other but are at two ends of a continuum.
Hence, the trend in dataow research was to incorporate explicit notions of state
into architecture. As a result, many of the pure dataow ideas were replaced by
abstractions that are more conventional. At the same time, von Neumann computing
incorporated many of the dataow techniques. Based on these and other merging
ideas the multithreaded model of computing emerged within the continuum with
several theoretically and commercially fruitful advantages.
Historically, commercial parallel machines have demonstrated innovative organi-
zational structures, often tied to a particular programmingmodel, as architects sought
to obtain the ultimate in performance out of any given technology. The period up
to 1985 is dominated by advancements in bit-level parallelism (8-bit microprocessors
was replaced by 16-bit, 32-bit etc.). Doubling the width of the datapath reduces the
number of cycles required to perform an operation. The period from the mid-80s to
mid-90s is dominated by advancements in the instruction-level parallelism, where the
basic steps in instruction processing could be performed in a single cycle, most of the
time. The RISC approach was straightforward to pipeline the stages of instruction
processing so that an instruction is executed almost every cycle, on average. In or-
der to utilize the parallelism in the hardware, it became necessary to issue multiple
instructions in each cycle, called superscalar execution, as well as pipelining the pro-
cessing of each instruction. Although superscalar execution will continue to be very
important, barring some unforeseen breakthrough in instruction level parallelism, the
leap to the thread-level parallelism is increasingly compelling as chips increase in ca-
pacity. Introducing thread-level parallelism on a single processor reduces the cost
of the transition from one processor to multiple processors, thus making small scale
SMPs more attractive on a broad scale. In additions, it establishes an architectural
direction that may yield much grater latency tolerance in the long term. To conclude,
there are strong indications that multithreading will be utilized in a future processor
generations to hide the latency of local memory access [57].
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